Performance of advanced hybrid-gate CMIS (poly-Si/HfSiON nMIS and poly-Si/TiN/HfSiON pMIS) is demonstrated. Vth of pMIS is controlled by fluorine implantation and by PVD/CVD-stacked TiN, which has higher WF than conventional single-CVD TiN. This combination enables sufficient Vth-control without degradation of device characteristics by excessive fluorine. Performance boosters such as strain enhancement techniques and laser annealing are easily and successfully introduced, and high current drivability is obtained. This advanced hybrid structure is promising for CMIS platforms of 45-nm node and beyond.
Introduction
Although a high-k gate insulator is strongly required for leading-edge CMOS, the difficulty of controlling of threshold voltage (Vth) prevents high-k systems from being realized for practical use. We have reported fluorine (F) implantation to be effective for Vth control of pMIS with high-k dielectrics [1] [2] [3] , and have proposed hybrid-gate CMIS structure (poly-Si/HfSiON nMIS and poly-Si/TiN/HfSiON pMIS) as a cost-worthy solution for CMIS platforms with Hf-based high-k dielectrics [4] . However, further investigations have led us to further improvements. While CVD-TiN is originally a P-type metal, its effective work function (WF) is shifted to the Si mid-gap during the transistor fabrication process described in ref. [4] . Although, in this case, high-dosage F implantation is required for achieving low-Vth pMIS, such high doses have been found to degrade device performance.
In this paper, advances in the hybrid-gate CMIS structure are presented. One is a newly-developed PVD/CVD-stacked TiN used in pMIS to lower Vth, as compared with conventional single-CVD TiN, which enables sufficiently wide-range Vth-control without degradation of device characteristics due to excessive fluorine implantation. Other techniques are the introduction of performance boosters such as various strain enhancement techniques and laser annealing, which are able to be easily incorporated into the fabrication process owing to the simple gate-first structure. Figure 1 shows the process flow of hybrid gate CMIS. The substrate is Si (100). The process is basically similar to that of [4] except for the following differences. One is that the TiN layer in this work is a stack of PVD-TiN and CVD-TiN, while it was composed of only a single CVD-TiN layer in [4] . Another is the application of several performance boosters. The activation anneal is performed by spike-RTA and laser annealing with stress memorization technique (SMT) [5] . Dual stress contact etch stopper layer (CESL) technique is used to introduce suitable strain for both nMISFET and pMISFET [6] . Before CESL deposition, the side wall spacer (SW) is removed to enhance the stress liner effect (disposable SW) [7] . Since our target is a low-leakage device, it should be noted that SiGe-S/D is not included due to a junction leakage problem. Figure 2A shows dependence of Vth-shift on the dosage of substrate F-implantation. While Vth is lowered almost linearly by more than 200 mV with F-dose, excessive F-implantation enlarges the S-factor of pMISFET due to implantation damage as shown in Fig. 2B . In cases where the effective WF of pMIS is around the Si mid-gap, Vth-reduction of more than 200 mV is required for multi-Vth operation in the CMIS platform.
Fabrication Process

PMIS-Vth Control
Although this can be accomplished by F-implantation, other Vth-reduction methods could enable better performance at low-Vth operation.
Our group recently reported that the insertion of a PVD-TiN layer between CVD-TiN and poly-Si is effective for suppressing change of WF during the transistor fabrication process. This suppression is considered to occur because PVD-TiN has a higher ability to block Si diffusion and contains fewer impurities than CVD-TiN [8] . Figure 3 shows a cross-sectional TEM image of pMISFET with poly-Si/PVD-TiN/CVD-TiN-stacked gate electrode of which Lg is 40 nm. Etching of the stacked gate is successfully implemented and the border between the upper PVD-TiN and the lower CVD-TiN is not seen. Figure 4 shows the pMIS C-V characteristics. Effective WF of the PVD/CVD-stack is 4.71 eV, which is 0.16 eV farther from the Si mid-gap as compared with that of the single-CVD of 4.55 eV, even after heat treatment including spike-RTA and laser annealing. Dependences of pMISFET-Vth on Lg are shown in Fig. 5 . PVD/CVD-stack and F-implanted single-CVD have almost the same Vth at the long-channel, while the former has better Vth-lowering than the latter at Lg < 0.1 m. Figure 6 shows a cross-sectional SEM image of nMISFET. The outer SiN of the SW, initially consisting of SiN/SiO 2 , is removed by dry etching after NiSi-silicidation (disposable SW process). Normal Id-Vg characteristics of nMISFET and pMISFET are obtained for Lg down to 40 nm, as shown in Fig. 7 .
Transistor Performance
Improvements in pMISFET drivability are analyzed in Fig. 8 . The Ion improvement factors of the compressive CESL, laser annealing, PVD/CVD-stacked TiN (improvement in the short-channel effect), and disposable SW are 41%, 2%, 10%, and 22%, respectively. Figure 9 shows the Ion-Ioff characteristics. In total, an improvement of 95% has been obtained as compared with the unstrained control sample; Ids = 555 A/ m at Vcc = 1.2 V and Ioff = 2 nA/ m. Figure 10 shows the nMISFET case. The Ion improvement factors of the tensile CESL, laser annealing, SMT, and disposable SW are 37%, 5%, 5%, and 4%, respectively. Figure 11 shows the Ion-Ioff characteristics. In total, an improvement of 56% has been obtained as compared with the unstrained control sample; Ids = 1068 A/ m at Vcc = 1.2 V and Ioff = 2 nA/ m. Table 1 is a summary of transistor performances. The CMIS performances achieved in this work are competitive to those reported for metal gate CMIS.
Conclusions
Performance of advanced hybrid-gate CMIS (poly-Si/HfSiON nMIS and poly-Si/TiN/HfSiON pMIS) is demonstrated. Threshold voltage of pMIS is controlled by fluorine implantation and by PVD/CVD-stacked TiN, which raises effective WF by 0.16 eV as compared with conventional single-CVD TiN. This combination enables sufficiently wide-range Vth-control without degradation of device characteristics due to excessive fluorine implantation. Performance boosters such as SMT, disposable SW, high stress SiN-liner, and laser annealing are easily and successfully introduced, and high current drivability, Idn/Idp = 1068/555 A/ m at Vcc = 1.2V and Ioff = 2 nA/ m, is obtained. This advanced hybrid structure is promising for CMIS platforms of 45-nm node and beyond. The improvement ratio of best combination to the control is 56%.
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